SystemVerilog : Cross coverage between two different covergroups
Question: Does SystemVerilog support cross coverage between two different covergroups? This was one of the question raised on verification academy. Following is the code snippet…
Question: Does SystemVerilog support cross coverage between two different covergroups? This was one of the question raised on verification academy. Following is the code snippet…