How to shorten ASIC/FPGA simulation debug time?

Debug